



FIG. 7.18 Test chip located in a wire-bond chip carrier or package, showing connecting leads wire-bonded between the chip contact pads and the package terminal pads. (The density of contact pads is typically much higher than that shown in this simplified sketch.)